



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspio.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/808,469	03/14/2001	Peter Warnes	ARC.015A	3548	
27299 7	7590 05/03/2004		EXAMI	EXAMINER	
	CI & ASSOCIATES	STEELMAN, MARY J			
SAN DIEGO,	BERNARDO COURT, SUI CA 92127	11E 3/3	ART UNIT	PAPER NUMBER	
			2122	.7	
			DATE MAILED: 05/03/2004	- 1	

Please find below and/or attached an Office communication concerning this application or proceeding.

8

				\mathcal{U}
	Application	on No.	Applicant(s)	7
,	09/808,40	69	WARNES, PETER	9
Office Action Summary	Examine	•	Art Unit	
	Mary J. S	eelman	2122	
The MAILING DATE of this communicate Period for Reply	ion appears on the	e cover sheet with the	correspondence address -	-
A SHORTENED STATUTORY PERIOD FOR THE MAILING DATE OF THIS COMMUNICA: - Extensions of time may be available under the provisions of 37 after SIX (6) MONTHS from the mailing date of this communica: - If the period for reply specified above is less than thirty (30) da: - If NO period for reply is specified above, the maximum statutor. - Failure to reply within the set or extended period for reply will, I Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	TION. 7 CFR 1.136(a). In no evation. 1 cys, a reply within the state of the period will apply and we by statute, cause the app	ent, however, may a reply be utory minimum of thirty (30) d ill expire SIX (6) MONTHS fro lication to become ABANDON	timely filed ays will be considered timely. m the mailing date of this communica IED (35 U.S.C. § 133).	tion.
Status				
 Responsive to communication(s) filed o This action is FINAL. Since this application is in condition for closed in accordance with the practice u 	☑ This action is nation is national in the second	on-final. for formal matters, p		is
Disposition of Claims				
4) Claim(s) 1-17 and 19-31 is/are pending 4a) Of the above claim(s) 18 is/are witho 5) Claim(s) is/are allowed. 6) Claim(s) 1-17 and 19-31 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction	Irawn from consid	eration.		
Application Papers				
9) The specification is objected to by the Ex 10) The drawing(s) filed on 25 November 20 Applicant may not request that any objection Replacement drawing sheet(s) including the 11) The oath or declaration is objected to by	02 is/are: a) ☐ and to the drawing(s) be correction is require	pe held in abeyance. S ed if the drawing(s) is o	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.12	• •
Priority under 35 U.S.C. § 119				
12) Acknowledgment is made of a claim for the a) All b) Some * c) None of: 1. Certified copies of the priority doces. 2. Certified copies of the priority doces. 3. Copies of the certified copies of the application from the International. * See the attached detailed Office action for	cuments have bee cuments have bee ne priority docume Bureau (PCT Rul	n received. n received in Applica ents have been receive e 17.2(a)).	ition Noved in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-3) Information Disclosure Statement(s) (PTO-1449 or PTO Paper No(s)/Mail Date 12/17/01,2/27/02,0. S. Patent and Trademark Office	•	4) Interview Summar Paper No(s)/Mail (5) Notice of Informal 6) Other: <u>See Contin</u>	Date Patent Application (PTO-152)	
	Office Action Summa	ry	Part of Paper No./Mail Da	ate 7

Continuation of Attachment(s) 6). Other: Copy of Accepted drawings (NOT 2,3,33).

Page 2

Application/Control Number: 09/808,469

Art Unit: 2122

DETAILED ACTION

1. Claims 1-17 and 19-31 are pending. Per phone conversation with Applicant's Representative, Robert Gazdzinski, Reg. No. 39990, on 02/10/2004, claim 18 is restricted, and withdrawn, without traverse.

Information Disclosure Statement

2. IDS received 12/17/2001, 02/17/2002, and 06/04/2002 has been considered.

Drawings

- 3. Formal drawings were received 11/25/2002.
- 4. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they do not include the following reference sign(s) mentioned in the description:
- Fig. 2: Missing 200, 202, 204, 206, and 207 in the drawing.
- Fig. 3: Missing 300 and 302 in the drawing.
- Fig. 33: Missing 3300, 3303, and 3316 in the drawing.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Specification

5. Applicant is to submit Appendix I – Appendix XII on compact disc.

04/15/2004Content of Specification

(d) <u>Incorporation-By-Reference Of Material Submitted On a Compact Disc:</u> The specification is required to include an incorporation-by-reference of electronic documents that are to become part of the permanent United States Patent and

Art Unit: 2122

Trademark Office records in the file of a patent application. See 37 CFR 1.52(e) and MPEP § 608.05. Computer program listings (37 CFR 1.96(c)), "Sequence Listings" (37 CFR 1.821(c)), and tables having more than 50 pages of text were permitted as electronic documents on compact discs beginning on September 8, 2000.

APPENDIX I – APPENDIX XII should be removed from the Specification and submitted on a Compact Disc.

Claim Objections

6. Claim 5, line 25, page 64, recites, "aid at least...", should be –said at least...- Add an 's' in front of 'aid'.

Claim Rejections - 35 USC § 112

- 7. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 8. Claims 6, 9, 10, and 19 are rejected under 35 U.S.C. 112, second paragraph.
- 9. Claim 6 recites the limitation "N" in line 27. There is insufficient antecedent basis for this limitation in the claim.

Claim 9 recites "those 'N", in line 20. There is insufficient antecedent basis for this limitation in the claim.

Claim 10 recites, "said at least one extension instruction." There is insufficient antecedent basis for this limitation in the claim.

Claim 19 recites "those 'N", in line 11. There is insufficient antecedent basis for this limitation in the claim.

Art Unit: 2122

Claim 28 recites "the 'n'", in line 14. There is insufficient antecedent basis for this limitation in the claim. Additionally, it is unclear what the 'n' most significant bits would be.

10. Claim 29 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. "...with source register fields located in a predetermined relationship to one another" is not clear.

Claim Rejections - 35 USC § 102

11. Claims 1-11, 14-17, and 19-26 are rejected under 35 U.S.C. 102(e) as being anticipated by US Patent 6,408,428 B1 by Schlansker et al.

Schlansker disclosed a "system as well as methods for automated design" (col. 88, line 23) and a computer readable medium (col. 92, lines 7-8) for development of compressed and optimized instruction sets for processors.

Per claim 1:

-(i) providing a program having a plurality of different instruction types; (Col. 4, lines 59-61, "Parameterized by this MDES, a re-targetable compiler generates operation issue statistics for a program (program with different instruction types) executing on a candidate processor.", col. 16, lines 45-49, "...programs (program with different instruction types) as well as the input and output data structures are implemented in software stored on the workstations memory system...")

Art Unit: 2122

-(ii) determining the frequency of each of said instruction types from a base instruction set; (Col. 3, lines 36-38, "The operation issue statistics provide information about how the candidate processor issues operations during execution of the program, such as the quantity, frequency...statistics may specify how often...issued concurrently...", col. 11, lines 59-64, "The statistical frequency of usage of a processor component indicating how often a component is used. This can be used to help delete rarely used components (compress instruction set) or add new instances of highly utilized components (extension instruction). The operation issue statistics provide a measure of the dynamic and static opcodes usage.") -(iii) determining the number and type of instructions necessary for correct instruction set execution based at least in part on said act of determining the frequency; (Col. 3, lines 36-39.) -(iv) creating a compressed instruction set encoding to generate a compressed instruction set based at least in part on said act of determining. (Col. 3, lines 52-54, "The method then programmatically generates a description of the new candidate processor in a hardware description language from the new specification.", col. 4, lines 42-48, "The instruction format designer programmatically generates an instruction format from the datapath specification and the abstract instruction set architecture specification. This instruction format includes instruction templates representing VLIW instructions executable in the VLIW processor, instruction fields of each of the templates, and bit positions and encoding for the instructions fields", col. 14, lines 10-12, "The role of spacewalker is to identify processors (identifies processor designs) which deliver the greatest possible performance at the lowest possible cost.", (compressed / optimized), col. 18, lines 40-46, "The instruction format specifies the instructions capable of being executed in a VLIW processor design. These instructions are represented as instruction templates...also

Page 6

Art Unit: 2122

includes the instruction fields within each template, and the bit positions and encodings for the instruction fields", col. 22, lines 20-21, "...the processor design includes the instruction format specification...")

Per claim 2:

-re-evaluating said compressed instruction set using at least said steps (i), (ii), and (iii); (Col. 3, lines 65-67, "The process of specifying and evaluating candidate processors may be repeated to explore the parameterized design space.", col. 6, lines 58-59, "This process is iterated until systems of adequate quality are identified.", col. 22, lines 23-26, "One form of optimization used in the system is the customization or optimization of the processor design based on internal usage statistics...")

-generating an instruction set encoding for said compressed instruction set. (Col. 22, lines 31-36, "The MDES extraction process programmatically generates an MDES description for driving a retargetable compiler. The MDES is represented in database tables that provide the op code repertoire of the processor, their IO formats, their latencies and resource sharing constraints of the operations...", col. 28, line 66- col. 29, line 2, "The abstract ISA spec is a machine-readable data structure that specifies register files, operation groups, ILP constraints, and architecture parameters.")

Per claim 3:

Art Unit: 2122

-the act of providing a program comprises providing an assembly language program. (Col. 16, lines 45-49, "...programs as well as the input and output data structures are implemented in software stored on the workstation's memory system...may be implemented using standard programming languages (assembly language)...")

Per claim 4:

-sorting said instruction types by frequency of usage. (Col. 7, line 41-45, "The re-targetable compiler schedules an application program and generates a number of statistics...The operation issue statistics provide histograms indicating the static and dynamic opcodes usage...(sort by frequency)")

Per claim 5:

-digital processor includes an extension logic unit adapted to execute at least one extension instruction, and the act of providing comprises providing a program having said at least one extension instruction, said at least one execution instruction being executable by said extension logic unit. (Col. 23, lines 2-22, "In the first case, the datapath specification may have been specified by hand...In the second case, the concrete ISA specification may be provided as input based on some existing processor design...Alternatively, the developer may wish to optimize an existing concrete ISA specification for a particular application or application program (extension logic). To support these design scenarios, the system includes modules for extracting an abstract ISA specification...and concrete ISA specification respectively...may alter the abstract ISA specification...One particular example is the use of custom templates based on operation issue

Art Unit: 2122

statistics...may alter the opcodes repertoire and ILP constraints to achieve an optimized design based on cost/performance trade-offs." Also see col. 3, lines 32-34, "A compiler, re-targeted to the candidate processor, generates operation issue statistics for an application program to be executed in the candidate processor.")

Per claim 6:

-the act of creating a compressed instruction set comprises selecting those "N" instruction having the greatest frequency of occurrence, said selected "N" instruction permitting said program to be compiled with a predetermined size. (Col. 83, line 54-57, "The compiled application is assembled and linked to determine the application's code size (and ROM area) as well as an estimate of the number of cycles needed to execute it…")

Per claim 7:

-the act of determining a compression ratio for said compressed instruction set, said compression ratio being related to the ratio of the number of compressed instructions to the total number of original instructions. (Col. 7, line 57 – col. 8, line 3, "The system includes a program or programs that implement search heuristics to select candidate processor designs for evaluation. These search heuristics use information about a candidate processor's cost and performance to select other candidates. A performance evaluator computes the performance of a candidate processor in terms of execution cycles. A cost evaluator evaluates the cost of a candidate processor based on costs of individual components in the hardware description, which lists instances of macrocells and their corresponding areas, power consumption, etc...internal resource

Art Unit: 2122

usage information (compression ration) may be used to refine or focus the search more effectively.")

Per claim 8:

-a processor core having an instruction pipeline comprising at least instruction fetch, decode, and execute stages; (Col. 16, lines 8-12, "Software pipelining is a compile-time scheduling technique...to speed up execution...", col. 20, lines 36-39, "...components may include a prefetch buffer that covers the latency of sequential instruction fetch, an instruction register for storing the next instruction to be issued to the decode logic...", col. 20, lines 62-67, "...code simulators can simulate the program...and provide statistics...during execution...") -a data interface in data communication with said processor core, said interface adapted for data communication with a storage device configured to hold a plurality of program instructions; (Col. 19, lines 54-59, "The instruction unit includes a control path and an instruction sequencer...the control logic for controlling the IUdatapath...the instruction decode logic for decoding each instruction...", col. 20, lines 42-44, "...specifies the method for fetching instruction from an instruction cache and issuing them to the control ports in the data path (data communication)", col. 21, lines 36-44, "The design flow...begins with an abstract ISA specification...The system may then create an instruction format specification based on the data path and abstract ISA spec...")

-an optimized instruction set comprising a base instruction set and a compressed instruction set, said compressed instruction set being generated by the method comprising: (Col. 23, lines 16-19, "Once the abstract ISA specification is extracted (base instructions), the system...may alter

Art Unit: 2122

the abstract ISA specification (optimized / compressed instruction set)...use of custom templates based on operation issue statistics...")

-determining the frequency of each of said instruction types from said base instruction set; (See limitations addressed in claim 1.)

-determining the number and type of instructions necessary for instruction set execution based at least in part on said act of determining the frequency; (See limitations addressed in claim 1.)

-creating a compressed instruction set encoding to generate said compressed instruction set. (See limitations addressed in claim 1.)

Per claim 9:

-the act of creating a compressed instruction set comprises selecting these "N" instructions having the greatest frequency of occurrence, said selected "N" instructions permitting said program to be compiled with a predetermined size. (See limitations addressed in claim 6.)

Per claim 10:

-said optimized instruction set also comprises at least one extension instruction adapted to perform a predetermined function, said processor further comprises an extension logic unit adapted to execute said at least one extension instruction. (Col. 23, lines 2-22, "...optimize an existing concrete ISA specification for a particular application or application program (ASIC)...extracting an abstract ISA specification from an existing datapath and concrete ISA

Art Unit: 2122

specification...alter the abstract ISA specification...One particular example is the use of custom templates based on operation issue statistics...")

Per claim 11:

-an encoding structure having an opcode and a plurality of instruction slots. (Col. 52, lines 57-60, "The instruction format assigns sets of op groups...to slots of an instruction. The processor issues operations within an instruction from these slots concurrently...", col. 53, lines 44-46, "...each template is partitioned into one or more operation issue slots. Every combination of operations assigned to these slots may be issued concurrently.")

Per claim 14:

-a processor core having a pipeline comprising at least instruction fetch, decode, and execute stages; (See limitations addressed in claim 8. Also, col. 16, lines 8-12, "...pipelining...")
-a memory interface adapted to at least read program instructions from a program memory and provide said instructions to said pipeline; (See limitations in claim 8. Also, col. 16, lines 45-47, "...programs as well as the input and output data structures are implemented in software stored on the workstation's memory system (memory interface)..."
-an optimized instruction set comprising a base instruction set and a compressed instruction set, said compressed instruction set having a predetermined number and type of instructions necessary for correct instruction set execution on said processor core, said predetermined number and type based at least in part on the frequency of occurrence of instructions within said base

instruction set. (See limitations addressed in claim 8.)

Art Unit: 2122

Per claim 15:

-an encoding structure having an opcode and a plurality of instruction slots. (See limitations

addressed in claim 11.)

Per claim 16:

-said instruction set includes at least one extension instruction, said at least one extension

instruction adapted to perform a predetermined function upon execution within said processor.

(Col. 51, lines 38-43, "To optimize an iformat design for a particular application program, the

iformat system selects custom templates from operation issue statistics obtained from scheduling

the program. The iformat system then generates an iformat based on a combination of the

custom templates and an abstract ISA specification.")

Per claim 17:

-an extension logic unit adapted to execute said at least one extension instruction. (See

limitations addressed in claim 5.)

Per claim 19:

A method of enhancing the performance of a reduced instruction set processor, said processor

having a multi-stage instruction pipeline and an instruction set having at least a base instruction

set, said base instruction set having a plurality of instruction types associated therewith;

comprising; (See limitations of claims 1 and 8.)

Art Unit: 2122

-providing a program having a plurality of instructions; (See limitations addressed in claim 1.)

-determining the frequency of each of said instruction types within said plurality of instructions

of said program; (See limitations addressed in claim 1.)

-selecting those "N" instruction having the greatest frequency of occurrence, said selected "N"

instructions allowing said program to be compiled with a predetermined size; (See limitations

addressed in claims 6 & 9.)

-compiling said program based at least in part on said "N" instructions. (See limitations

addressed in claims 6 & 9.)

Per claim 20:

An application specific integrated circuit (ASIC) comprising:

-a first processor core, said processor core having a pipeline with at least instruction fetch,

decode, and execute stages associated therewith; (See limitations addressed in claims 1 & 8.)

-an optimized instruction set comprising a base instruction set and a compressed instruction set,

said compressed instruction set having a predetermined number and type of instructions, said

predetermined number and type based at least in part on the frequency of occurrence of

instructions within one extension instruction adapted to perform at least one specific operation;

(See limitations addressed in claim 8.)

-at least one storage device adapted to store a plurality of data bytes therein, said at least one

storage device being accessible by said first processor core; (Col. 20, lines 42-44, "Specifies the

method for fetching instructions from an instruction cache (storage device) and issuing them to

the control ports (accessible to processor) in the data path.")

Art Unit: 2122

-at least one extension logic unit adapted to facilitate execution of said at least one execution

instruction. (See limitations of claim 5.)

Per claim 21:

-a second processor core, said second processor core being disposed on the same die as said first

processor core. (See col. 29, Functional Unit Synthesis. Col. 31, lines 27-29, "Build a valid list

of functional units...that will support the opcodes and latency requirements of each of the

operation groups." A functional unit could be a second processor. See FIG. 11, 472A & 472B.)

Per claim 22:

-said second processor core comprises a digital signal processor (DSP), said DSP being adapted

to perform at least one operation on data provided to said ASIC. (A functional unit could be a

DSP. Col. 46, line 62-col. 47, line9, "The data inputs of functional units... are connected to

output (read) ports...and the register file, via interconnect buses...The opcodes repertoire of

functional unit includes opcodes LAND, IADD (adapted to perform at least one operation on

data); input data for these opcodes is supplied at functional unit input ports...The output of the

functional unit...is driven onto the interconnect bus by a tristate buffer in response to a control

input...")

Per claim 23:

-said DSP is adapted for initiation by an instruction from said first processor core. (Col. 45, line

40-col. 46, line 2, "The MDES may also be extracted from the abstract ISA specification

Art Unit: 2122

provided in the ArchSpec...The ILP constraints can be used to extract abstract resource constraints needed to re-target the compiler...This is still useful, for example, in application specific processor design where a quick retargeting of the compiler is needed to arrive at a desired abstract instruction set architecture of customized instruction templates...")

Per claim 24:

-at least a portion of the operation of said DSP is controlled by extension registers associated with said first processor core. (Col. 69, lines 61-63, "...the data path input specifies instances of the functional unit macrocells and register file macrocells in the data path...", col. 70, lines 8-11, "The data path includes a register file instance, gpr, (extension registers) a functional unit (FU) (DSP)cell instance, and an interconnect (association) between the gpr and functional unit.")

Per claim 25:

A pipelined digital processor (See limitations addressed in claim 8.), comprising:

-processor means having an instruction pipeline comprising at least means for instruction fetch,
means for instruction decode, and means for instruction execution; (See limitations addressed in
claim 8.)

-means for data interface, said means for data interface being in data communication with said processor core, said means for data interface adapted for data communication with a storage device configured to hold a plurality of program instructions; (See limitations addressed in claim 8.)

Art Unit: 2122

-optimized instruction means comprising base instruction means and compressed instruction means, said compressed instruction means being generated by the method comprising:

-determining the frequency of each of said instruction types from said base instruction means; (See limitations addressed in claim 8.)

-determining the number and type of instructions necessary for instruction execution based at least in part on said act of determining the frequency; (See limitations addressed in claim 8.)

-creating a compressed instruction encoding to generate said compressed instruction means. (See limitations addressed in claim 8.)

Per claim 26:

A method of operating a pipelined digital processor having an instruction pipeline comprising at least instruction fetch, decode, and execute stages, a storage device configured to hold a plurality of program instructions, and an optimized instruction set, the method comprising: (See limitations addressed in claim 8.)

-providing a base instruction set having a plurality of instructions; (See limitations in claim 8.)

-providing a compressed instruction set derived at least in part from said base instruction set; (See limitations in claim 8.)

-assigning one of a plurality of predetermined values to at least one bit within a status register within said processor; (Col. 15, lines 27-30, "Operations read an additional guarding predicate operand, typically a single bit stored in a predicate register file. These operations

Page 17

Application/Control Number: 09/808,469

Art Unit: 2122

either execute or are nullified (plurality of values) according to the value of the guarding predicate (status register).")

-executing at least one instruction from said base instruction set within said pipeline based on a first predetermined value present in said status register; (Use the "concrete ISA", see col. 23, line 14.)

-executing at least one instruction from said compressed instruction set within said pipeline based on a second predetermined value present in said status register. (Execute using an altered abstract ISA (see col. 23, lines 13-19) and customized template.)

Claim Rejections - 35 USC § 103

- 12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 13. Claims 12, 13, and 27-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent 6,408,428 B1 to Schlansker et al.

Schlansker disclosed the design of processors, including the instruction sets. Schlansker failed to disclose various design choices such as the number of bits per slot, chosen bit locations (LSB, MSB) for various instruction fields.

Per claims 12 and 13:

Art Unit: 2122

-plurality of instruction slots comprise two slots, each of said slots having two 14-bit instructions / encoding structure comprises 32-bits, and said opcode is disposed within the last four bits thereof. (Col. 52, lines 24-33, "VLIW processors issue instructions having multiple instruction fields. An instruction field is a set of bit positions intended to be interpreted as an atomic unit within some instruction context. Familiar examples are opcodes fields, source and destination register specifier fields, and literal fields. Bits from each of these fields flow from the instruction register to control ports in the data path..." VLIW allow for variable length and number of slots (col. 54, line 59). The number of slots, bits per slot, the placement of the opcodes is a design choice. See col. 54, lines 21-26. Also, col. 49, lines 53-58, "...the instruction format assigns bit positions and encodings to each of them. The bit positions are specific positions that each field occupies in an instruction. The encodings are the binary values associated with the instruction fields...")

Therefore, it would have been obvious, to one of ordinary skill in the art, at the time of the invention, to modify Schlansker's invention, allowing for specified bit locations, and instruction fields, because it is merely a design choice.

Per claim 27:

-the act of assigning comprises assigning a '1' or '0' value to a low address (L) bit within said register. (Col. 15, lines 12-14, "In control speculation, specialized hardware in the processor uses tagged operands ('1' or '0') to track erroneous or exceptional results..." Also, regarding the assignment of bit positions, see col. 21, lines 52-57, "It then builds the IF-tree data structure

Art Unit: 2122

containing instruction fields...that need to be assigned bit positions within each instruction template. To set up the bit allocation problem, ...partitions instruction fields into groups based on instruction filed to control port mappings..." The location of the bits in the instruction is a design choice.)

Therefore, it would have been obvious, to one of ordinary skill in the art, at the time of the invention, to modify Schlansker's invention, allowing for specified bit locations, and instruction fields, because it is merely a design choice.

Per claim 28:

-the act of providing a compressed instruction set comprises encoding at least a portion of the instruction operation codes (opcodes) for the compressed instructions within the 'n' most significant bits. (Col. 21, lines 52-57, "It then builds the IF-tree data structure containing instruction fields...that need to be assigned bit positions within each instruction template. To set up the bit allocation problem, ... partitions instruction fields into groups based on instruction filed to control port mappings..." The location of the bits in the instruction is a design choice.)

Therefore, it would have been obvious, to one of ordinary skill in the art, at the time of the invention, to modify Schlansker's invention, allowing for specified bit locations, and instruction fields, because it is merely a design choice.

Per claim 29:

Art Unit: 2122

-the act of providing a compressed instruction set further comprises encoding a plurality of said compressed instruction with source register fields located in a predetermined relationship to one another. (Col. 52, lines 24-37, "VLIW processors issue instructions having multiple instruction fields. An instruction field is a set of bit positions intended to be interpreted as an atomic unit within some instruction context. Familiar examples are opcodes fields, source and destination register specifier fields, and literal fields. Bits from each of these fields flow from the instruction register to control ports...opcodes bits flow to functional units and source register its flow to register file read address ports...", col. 60, line 15-19, "The read/write ports of various register files in the datapath need to be provided address bits to select the register to be read or written. The number of bits needed for these fields depends on the number of registers...")

Per claim 30:

-the act of encoding with said predetermined relationship comprises encoding the source register fields for respective ones of said plurality of compressed instructions at identical locations. (Col. 52, lines 30-37, "...source register bits flow to register file read address ports...", col. 63, lines 48-52, "...two non-conflicting fields that map to the same register file read address port. By assigning a single set of bit positions to the two fields...we attempt to allocate the same bit positions to affinity siblings.")

Per claim 31:

-the act of providing a compressed instruction set comprises encoding all of the immediate data fields such that they start from the least significant bit (LSB). (Col. 60, lines 21-23, "Some

Art Unit: 2122

operation formats specify an immediate literal operand (immediate data field) that is encoded

within the instruction. The width of these literals is specified externally in the ArchSpec..." The

Page 21

placement of the bits is a design consideration.)

Therefore, it would have been obvious, to one of ordinary skill in the art, at the time of

the invention, to modify Schlansker's invention, allowing for specified bit locations, and

instruction fields, because it is merely a design choice.

Conclusion

14. The prior art made of record and not relied upon is considered pertinent to applicant's

disclosure.

15. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Mary Steelman, whose telephone number is (703) 305-4564. The

examiner can normally be reached Monday through Thursday, from 7:00 A.M. to 5:30 P.M. If

attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan

Dam can be reached on (703) 305-4552.

May Stalm

The fax phone number is (703) 872-9306 for regular communications and for After Final

communications. Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Mary Steelman

04/26/2004

TUAN DAM

CUREDVISORY PATENT EXAMINER